We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Network On Chip Verification Engineer

Advanced Micro Devices, Inc.
$139,360.00/Yr.-$209,040.00/Yr.
United States, Massachusetts, Boxborough
90 Central Street (Show on map)
Apr 26, 2025


WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

THE ROLE:

As a Design Verification Engineer on the Infinity Fabric verification team you join a dedicated team whose work has enabled AMD to put multiple SoCs to market each year. The ground-breaking Fabric IP verified by this team is flexible and scalable and is integral to every new AMD product being developed across Ryzen, Epyc, Instinct, Radeon and Semi-Custom markets. This is your chance to be a part of this unique team!

THE PERSON:

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Develop and enhance UVM-based testbenches to verify new features for a state-of-the-art industry leading Data Fabric IP for AMD's CPUs, GPUs and APUs
  • Work closely with other verification engineers, designers, architects, and performance engineers to understand and verify the functionality of a given design element within the context of the block, chip and overall system.
  • Execute test plans for constrained-random and directed tests, new checks and functional coverage
  • Write tests, sequences, and testbench components in SystemVerilog and UVM to achieve verification of the design
  • Responsible for verification quality metrics like pass rates, code coverage and functional coverage

PREFERRED EXPERIENCE:

  • Project level experiencewith design concepts and RTL implementation for same
  • Experience with functional verification tools by VCS, Cadence, Mentor Graphics
  • Good understanding of computer organization/architecture

ACADEMIC CREDENTIALS:

  • Bachelors or Master's degree in computer engineering/Electrical Engineering

Location: Boxborough, MA

#LI-CS1

#LI-Hyrbid

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Applied = 0

(web-94d49cc66-9tddw)